About Us

Axelera AI is not your regular deep-tech startup. We are creating the next-generation AI platform to support anyone who wants to

help advancing humanity and improve the world around us.

In just four years, we have raised a total of $370 million and have built a world-class team of 220+ employees (including 49+ PhDs

with more than 40,000 citations), both remotely from 18 different countries and with offices in Belgium, France, Switzerland,

Italy, the UK, headquartered at the High Tech Campus in Eindhoven, Netherlands.

We have also launched our Metis™ AI Platform, which achieves a 3-5x increase in efficiency and performance, and have visibility

into a strong business pipeline exceeding $100 million.

Our unwavering commitment to innovation has firmly established us as a global industry pioneer.

Are you up for the challenge?

Position Overview

You'll own Silicon Product Engineering and our Bristol validation lab end-to-end — from tapeout through NPI to volume production —

and lead the teams that get us there. The NPI Engineering Manager and Lab Manager report to you; you report to the executive team

and partner closely with Design, Sales, and our external manufacturing ecosystem.

This is a director-level leadership role. It needs someone with the technical depth to make sound ATE, NPI and OSAT calls and earn

senior engineers' respect, plus the commercial judgement to own budgets, headcount, and the day-to-day running of two technical

departments as we scale across concurrent chip programs.

Key responsibilities:

Product engineering & strategy

The product engineering roadmap across all silicon programs, from tapeout planning to high-volume manufacturing

ATE strategy and major NPI decisions: build-vs-buy, test-coverage trade-offs, OSAT selection

Tapeout-to-production timelines — surfacing risk early and coordinating resolution across design, validation, and partners

Product qualification strategy for datacentre and automotive markets

NPI governance: phase gates, cross-functional reviews, executive reporting

External partners

Strategic relationships with OSATs, ATE vendors, foundries, and test houses — selection, negotiation, production readiness

Test program transfer, ramp, and ongoing yield improvement with OSAT and foundry partners

Bristol lab

Evolving the validation lab into a scalable, well-run operation; owning its budget, standards, and safety

Through the Lab Manager, overseeing silicon bring-up, characterization, and production test development

Ensuring validation capability (power, JTAG/scan, signal integrity, thermal) keeps pace with the roadmap

Team

Building, leading, and mentoring a multidisciplinary team of test engineers, validation engineers, and lab technicians

Recruiting and retaining senior talent in a competitive market

Translating executive strategy into clear direction, and representing both functions to the exec team, board, and key customers

What we are looking for:

A background spanning product, test, assembly, and qualification of complex SoCs — ideally including hands-on lab time and

exposure to startup or high-growth environments

Deep command of ATE platforms and test program development, from early silicon to volume

Strong grasp of reliability physics and qualification methodology, including automotive and datacentre standards

Working knowledge of DFT, silicon debug/FA workflows, and test/manufacturing economics

A proven track record leading and scaling technical teams in fast-moving semiconductor environments

Senior-level OSAT/foundry/test-house management, including commercial negotiation

Director-level department ownership: budgets, headcount, resourcing

Strong executive communication — able to take complex technical topics to a board-level audience

Comfort building process and infrastructure from scratch, and making high-impact calls with incomplete information

Nice to have: automotive (AEC-Q100) or datacentre qualification experience; prior time in AI hardware or a high-growth deep-tech

startup.

Success in the first 12 months

Next chip program brought up and qualified on schedule

Current products transitioned into qualified, cost-effective production

A clear, executive-aligned test and product engineering strategy across all active programs

A better-structured, better-equipped, better-controlled Bristol lab

Key OSAT and foundry partnerships strengthened and formalised

Location

Our Bristol (UK) office in an on-site / hybrid capacity.

What we offer

This is your chance to shape and be part of a dynamic, fast-growing, international organisation. We offer an attractive

compensation package, including a pension plan, extensive employee insurances and the option to get company shares.

An open culture that supports creativity and continual innovation is awaiting you. Collaborative ownership and freedom with

responsibility is characteristic for the way we act and work as a team.

At Axelera AI, we wholeheartedly embrace equal opportunity and hold diversity in the highest regard. Our steadfast commitment is

to cultivate a warm and inclusive environment that empowers and celebrates every member of our team. We welcome applicants from

all backgrounds to join us in shaping the future of AI.

Roll

Director - Silicon Product & Test Engineering

Plats

Bristol (on-site)

Publicerad

26 maj

Sista ansökningsdag

16 augusti

Taggar för det här jobbet

Liknande jobb

Director Of Product Engineering

Graphcore

Bristol•Publicerad: 8 juli•Sista ansökan: 16 aug.

About Graphcore At Graphcore, we’re building the future of AI compute.We’re a team of semiconductor, software and AI experts, with deep experience in creating the complete AI compute stack - from silicon and software to infrastructure at datacenter scale.As part of the SoftBank Group, backed by significant long-term investment, we are delivering key technology into the fast-growing SoftBank AI ecosystem.To meet the vast and exciting AI opportunity, Graphcore is expanding its teams around the world.We are bringing together the brightest minds to solve the toughest problems, in a place where everyone has the opportunity to make an impact on the company, our products and the future of artificial intelligence. Job Summary As Director of Product Engineering, you will be responsible for ensuring that Graphcore products are manufactured with optimised yield, quality and cost, throughout the product lifecycle. To support this, you will recruit and lead a team of Product Engineers to work closely with OSATs, test engineering, manufacturingand quality teams to release new products and sustain high volume production. The Team The role will be as part of the Product Test and Diagnosis team, which is part of the Graphcore Manufacturing Operations department and has members in Bristol, Cambridge, India, US and Taiwan. The team is responsible for definition, development, and execution of an end-to-end test strategy spanning silicon, board-level assemblies, server blades, and rack-scale systems. Testing is performed across the full product lifecycle, including manufacturing, and deployed field environments. Responsibilities and Duties * Recruit, develop, and manage a team of product engineers with expertise in semiconductor and PCBA manufacturing * Drive yield, quality and cost optimisation across the product lifecycle, including chip manufacturing, test, PCBA and system level manufacturing * Work closely with test engineering to define requirements for coverage, reporting and datalog formats from both ATE and system level electrical test * Own analytics for SMT manufacturing processes, including SPI/AOI/AXI/ICT etc * Own analytics for board and system level testing, including boundary scan and functional testing at board/blade/rack level * Work with technology and manufacturing specialists to manage low yield events in production and drive overall yield improvement * Support RMA analysis and reliability/qualification activities * Establish best practices for data collection, cleaning, correlation, and visualization * Collaborate with the Data Engineering and Analytics team to develop loading scripts for new data sources and optimise database schemas * Define and develop standard analyses such as dashboards and enable fast self-service access to data for end users * Regular travel to OSATs and manufacturing partners will be required Candidate Profile Essential: * Extensive experience (10+ years) in semiconductor product engineering, test engineering, or manufacturing engineering * Proven people leadership experience, including cross-geography hiring and team building * Solid experience in high-volume semiconductor/electronics manufacturing, data visualization tools, and manufacturing systems/databases (MES) * Extensive understanding of semiconductor, PCBA and system level manufacturing and testing * Extensive expertise in statistical analysis (SPC, DOE, regression, hypothesis testing) and six sigma methodologies * Extensive expertise in analysing and visualising large manufacturing datasets * Proficiency in data tools such as Python, SQL, JMP, or similar. * Demonstrated success driving yield and cost improvements in high-volume production * Comfortable leading cross-functional teams and communicating clearly and concisely across the organisation * Degree in Electrical Engineering, Computer Science, Physics or similar Desirable: * Extensive experience and expertise in JMP and in using the JMP scripting language to build standard analysis reports, dashboards and applications * Experience in using data visualisation tools such as Apache Superset Benefits In addition to a competitive salary, Graphcore offers a competitive benefits package. We welcome people of different backgrounds and experiences; we’re committed to building an inclusive work environment that makes Graphcore a great home for everyone. We offer an equal opportunity process and understand that there are visible and invisible differences in all of us. We can provide a flexible approach to interview and encourage you to chat to us if you require any reasonable adjustments.

PTD

Debug Validation Engineer — Multiple Levels

Graphcore

Bristol•Publicerad: 8 juli•Sista ansökan: 16 aug.

ABOUT US At Graphcore, we’re building the future of AI compute. We’re a team of semiconductor, software and AI experts, with deep experience in creating the complete AI compute stack - from silicon and software to infrastructure at datacenter scale. As part of the SoftBank Group, backed by significant long-term investment, we are delivering key technology into the fast-growing SoftBank AI ecosystem. To meet the vast and exciting AI opportunity, Graphcore is expanding its teams around the world. We are bringing together the brightest minds to solve the toughest problems, in a place where everyone has the opportunity to make an impact on the company, our products and the future of artificial intelligence. JOB SUMMARY Reporting to Senior Director of Post Silicon Validation, the Debug Validation Engineer will drive post-silicon debug and validation activities for next-generation AI compute silicon and systems. You will lead teams passionate about identifying, reproducing, analyzing, and resolving complex silicon, firmware, and system-level issues during bring-up, characterization, and product readiness. This role combines deep technical debugging expertise with strong cross-functional collaboration across multiple engineering fields. THE TEAM The Post-Silicon Debug and Validation team manages bring-up, fault diagnosis, and validation of Graphcore silicon and systems. Our team participates throughout the entire product lifecycle, supporting initial silicon bring-up, subsystem validation, system integration, and production readiness tasks. We coordinate closely with hardware, firmware, software, and systems teams to examine complex failures, develop debug strategies, and advance validation infrastructure. RESPONSIBILITIES AND DUTIES * Lead post-silicon debugging and validation efforts for AI compute silicon and platform technologies * Contribute to debug and validation activities across multiple projects and achievements * Analyze and address intricate silicon, firmware, software, and system-level problems during bring-up and validation * Develop structured debug methodologies and failure analysis processes to improve issue resolution efficiency * Work in close partnership with architecture, RTL, firmware, software, and systems engineering groups to determine root causes and carry out corrective measures * Drive debug of CPU, memory, interconnect, and high-speed I/O subsystems under functional, stress, and workload conditions * Develop and improve automated debug, regression, and validation infrastructure using Python and related technologies * Analyze logs, traces, telemetry, and hardware data to isolate and characterize system failures and performance issues * Support development of validation tests, debug tooling, and custom diagnostics to improve coverage and observability * Define validation metrics, debug workflows, and reporting standards to ensure consistent and repeatable analysis * Communicate technical risks, status, and recommendations clearly to engineering leadership and cross-functional collaborators * Support silicon readiness reviews and contribute to product quality and release decisions * Contribute to continuous improvement of debug methodologies, validation infrastructure, and engineering workflows CANDIDATE PROFILE ESSENTIAL: * Strong experience in bare metal environments * Strong understanding of SoC and platform architectures * Expertise in debug infrastructure and post-silicon debug methodologies * Strong programming skills in Python, C, or debug scripting languages such as CMM or equivalent experience * Highly motivated self-starter with a collaborative and team-oriented approach * Ability to collaborate across teams and programming languages to uncover root causes of deep and complex issues * Experience of the post-silicon validation process applied in digital ASIC environments * Strong Linux and Python experience * Outstanding communication skills and the ability to collaborate effectively to solve complex problems * Excellent problem-solving, analytical, and diagnostic skills * Deep knowledge of scan, DFT, JTAG, and trace infrastructure * Strong debug skills including fault tree analysis, failure isolation, fishbone methodologies, and system-level debug techniques * Capability to operate autonomously on technically intricate debug and validation tasks spanning hardware, firmware, and software areas DESIRABLE * Understanding of DFT flows from insertion through post-silicon validation * Experience developing tooling for parsing and analyzing debug data, including scan dump parsing * Driver-level experience with one or more of the following technologies: PCIe, Ethernet, Memory technologies including LPDDR, DDR, and HBM, Peripheral interfaces such as I2C, I3C, and SPI * Experience using CoreSight and similar debug infrastructure including CTI, ETx, DStream, JLink, Lauterbach, ATB, and STM or equivalent experience * Strong understanding of mixed-signal components like PLLs, high-speed PHYs, and IC control/communication protocols * Experience with Arm CPU architectures, system IP, and associated debug tooling * Experience with AMBA protocols * Understanding of ML applications and associated workloads * Experience in characterization, failure analysis, test development, statistical analysis, and customer support BENEFITS In addition to a competitive salary, Graphcore offers flexible working, a generous annual leave policy, private medical insurance and health cash plan, a dental plan, pension (matched up to 5%), life assurance and income protection. We have a generous parental leave policy and an employee assistance programme (which includes health, mental wellbeing, and bereavement support). We offer a range of healthy food and snacks at our central Bristol office and have our own barista bar! We welcome people of different backgrounds and experiences; we’re committed to building an inclusive work environment that makes Graphcore a great home for everyone. We offer an equal opportunity process and understand that there are visible and invisible differences in all of us. We can provide a flexible approach to interview and encourage you to chat to us if you require any reasonable adjustments.

Post Silicon Validation

Director, Silicon Logical Design

Graphcore

Bristol•Publicerad: 8 juli•Sista ansökan: 16 aug.

About Graphcore At Graphcore, we’re building the future of AI compute. We’re a team of semiconductor, software and AI experts, with deep experience in creating the complete AI compute stack - from silicon and software to infrastructure at datacenter scale. As part of the SoftBank Group, backed by significant long-term investment, we are delivering key technology into the fast-growing SoftBank AI ecosystem. To meet the vast and exciting AI opportunity, Graphcore is expanding its teams around the world. We are bringing together the brightest minds to solve the toughest problems, in a place where everyone has the opportunity to make an impact on the company, our products and the future of artificial intelligence. Job Summary We are seeking a Director of Silicon Logical Design to lead and scale our Logical Design group within the Silicon department. This role is accountable for the overall strategy, technical direction, execution quality and team development for Graphcores microarchitecture and RTL design efforts. The Director will be responsible for ensuring that our logical design methodologies, architectures and RTL implementations meet world class standards for performance, power, area, and schedule. This leader will partner closely with Architecture, Physical Design, Verification, DFT and Program Management teams to ensure successful, predictable silicon delivery aligned with Graphcores long term product roadmap. The Team The Logical Design team deliver the micro-architecture and RTL that realise our advanced chip architectures. As Director, you will guide this multi site team, strengthen cross functional collaboration, and drive the evolution of our design flows and capabilities. Responsibilities and Duties Leadership & Strategy * Define and execute the strategic roadmap for Logical Design, ensuring alignment with Graphcores silicon and product strategy. * Lead, grow and mentor a high performing RTL/micro architecture design organisation. * Establish and implement best in class design methodologies, documentation standards and quality metrics. * Drive continuous improvement across team structure, workflows, tooling, and design processes. Technical Ownership * Provide technical oversight of micro architecture specification and RTL development across all major blocks and subsystems. * Guide architectural feasibility studies, contribute to architectural trade offs and micro architecture definition. * Oversee the integration of third party IP, complex application specific blocks, and high performance custom designs. * Ensure robust design sign off through high quality linting, synthesis, CDC/RDC, timing closure and coverage metrics. Cross-Functional Collaboration * Partner closely with Physical Design, Verification, DFT, Architecture and Program Management teams to ensure cohesive planning and execution. * Foster strong communication across teams and global sites, ensuring alignment on priorities, risks and deliverables. * Support silicon bring-up and debug efforts by providing expert guidance and deep understanding of RTL behaviour and architecture. Execution & Delivery * Own delivery of high quality, on schedule RTL for multiple parallel silicon programs. * Establish scalable project planning and tracking practices, including resource planning and risk mitigation. * Champion design automation and infrastructure improvements to accelerate productivity and improve design quality. Essential Skills & Experience * Degree in Computer Science, Electrical Engineering or a related field; advanced degree preferred. * Extensive experience in digital logical design, micro-architecture and RTL development for large scale, high performance silicon projects. * Proven success leading and developing technical teams in a semiconductor environment. * Deep expertise in SystemVerilog or VHDL and familiarity with modern digital design flows. * Strong ability to diagnose and resolve complex design issues, including via scripting/programming (Python, Tcl, etc.). * Demonstrated excellence in cross functional leadership and communication across global teams. * Strong organisational skills with ability to manage multiple priorities and drive execution in fast-paced environments. Desirable Experience * Processor or accelerator micro architecture. * High-speed serial interfaces and complex, high bandwidth IP blocks. * Arithmetic pipeline design and floating point datapaths. * Advanced synthesis, timing analysis, power analysis, and logical equivalence checking. * Design-for-test methodologies. * Power integrity and silicon device level understanding. * Experience with silicon bring-up and post-silicon validation. * Program planning and multi-project execution leadership.